

FEB 06 2004

15 of 16

PTO-1449 (Modified) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT BY APPLICANT	PATENT DOCKET NO. 57941.000062	SERIAL NUMBER 10/716,595
	APPLICANT(S) MICHAEL FARMWALD ET AL.	
	FILING DATE November 20, 2003	GROUP ART UNIT Unassigned

U.S. PATENT DOCUMENTS

EXAMINER INITIALS		DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
TNT	227.	5,598,554	Jan. 28, 1997	Litaize et al.	716	1	
	228.	4,644,469	Feb. 17, 1987	Sumi	711	211	
	229.	4,747,081	May 24, 1988	Heilveil et al.	365	219	
	230.	6,112,287	Aug. 29, 2000	Litaize et al.	712	11	
TNT	231.	4,782,439	Nov. 1, 1988	Borkar et al.	710	23	

FOREIGN PATENT DOCUMENTS

		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO
TNT	232.	0 126 976	Dec. 5, 1984	EPO			
	233.	135684/1984	Aug. 3, 1984	Japan			
	234.	82/02615	Aug. 5, 1982	PCT			
TNT	235.	33471/1982	Feb. 23, 1982	Japan			

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

TNT	H. J. Mattausch, et al., "A Memory-Based High-Speed Digital Delay Line With a Large Adjustable Length", IEEE Journal of Solid State Circuits, vol. 23, no. 1, Feb. 1988 (pp. 105-110)
1	"MIPS Chip Set Implements Full ECL CPU" Microprocessor Report, MicroDesign Resources Inc., Vol. 3: No. 12; Dec. 1989
TNT	"R6000 System Bus & R6020 SBC Specification" MIPS Computer Systems Inc., Sunnyvale, CA, Aug 22, 1989

EXAMINER	TAN T. NGUYEN	DATE CONSIDERED	03/10/04
EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.			